

Listing of Claims:

1 1. (Currently Amended) A resistor having a resistance that can be adjusted by current being
2 passed there through and which is formed as part of a semiconductor device comprising:
3 a polycrystalline silicon resistor formed of and on a layer, wherein said polysilicon resistor
4 is formed using a doping wherein said doping has a concentration of from $\sim 6 \times 10^{19} \text{ cm}^{-3}$ to $\sim [3.75]$
5 $1 \times 10^{20} \text{ cm}^{-3}$ and wherein said polycrystalline silicon resistor has at least a first and second order
6 temperature coefficient, wherein the sign of said first and second order temperature coefficients
7 are opposite each other; and
8 wherein said resistor resistance is electronically [trimmed] trimmable within a range from
9 60% to 30 % of original value and
10 further wherein said doping produces a fine grain size and an increased grain boundary
11 density.

1 2. (Currently Amended) A resistor having a resistance that can be adjusted by current being
2 passed there through and which is formed as part of a semiconductor device comprising:
3 a polycrystalline silicon resistor formed of on a layer, wherein said polysilicon resistor is
4 formed using a doping wherein said doping has a concentration of less than $\sim 3.75 \times 10^{20} \text{ cm}^{-3}$ and
5 wherein said polycrystalline silicon resistor has at least a first and second order temperature
6 coefficient, wherein the sign of said first and second order temperature coefficients are opposite
7 each other; and

8 wherein said resistor resistance is electronically trimmed [trimmed] trimmable within a
9 range from 60% to 30 % of original value and
10 further wherein said doping produces a fine grain size and an increased grain boundary
11 density..

1 3. (Cancelled) A method of making a polysilicon resistor comprising the steps of:

2 providing a substrate,
3 depositing a polycrystalline layer on said substrate,
4 aligning and exposing a poly resistor mask,
5 poly doping the polycrystalline layer,
6 forming an insulating oxide,
7 aligning and exposing the mask for the resistor,
8 depositing an inter level dielectric,
9 annealing the inter level dielectric, and
10 completing the processing using low temperature processing.

1 4. (Cancelled) A method as in Claim 3 wherein said first annealing step occurs at or
2 below 900 °C.

1 5. (Cancelled) A method as in Claim 3 wherein said formation of said insulating oxide
2 occurs at or below 950 °C .

1 6.(Cancelled) A method as in Claim 3 wherein said ion implantation to provide the
2 poly doping results in a concentration of $\sim 6 \times 10^{19} \text{ cm}^{-3}$ to $\sim 3.75 \times 10^{20} \text{ cm}^{-3}$.

1 7. (Cancelled) A method of trimming a polysilicon resistor to a target resistance formed
2 using a low concentration doping comprising the steps of:
3 passing an electrical signal through said resistor,
4 measuring and increasing said passed electrical signal until the resistance of said
5 resistor equals the target resistance.

*Cmt
D*
1 8. (Cancelled) A method of trimming a polysilicon resistor to a target resistance
2 formed using a low concentration doping, as in claim 7 wherein the step of passing an
3 electrical signal is by way of a current pulse through said resistor and said method further
4 comprises:
5 measuring and increasing said passed current pulse until the resistance of said resistor
6 equals the target resistance.

1 9. (Cancelled) A method of trimming a polysilicon resistor to a target resistance
2 formed using a low concentration doping as in claim 7 wherein the step of passing a current
3 pulse through said resistor is less than 20mA.

1 10.(Cancelled) A method of trimming a polysilicon resistor to a target resistance
2 formed using a low concentration doping as in claim 7 wherein the step of passing a current
3 pulse through said resistor is done a voltage less than 16V.

1 11. (Currently Amended) A resistor having a resistance that can be adjusted by current
2 being passed there through and which is formed as part of a semiconductor device comprising:

3 a polycrystalline silicon resistor formed of on a layer, wherein said polysilicon resistor is
4 formed using a dopng wherein said doping has a concentration of greater than $\sim 6 \times 10^{19} \text{ cm}^{-3}$ and
5 wherein said polycrystalline silicon resistor has at least a first and second order temperature
6 coefficient, wherein the sign of said first and second order temperature coefficients are opposite
7 each other; and

8 wherein said resistor resistance is electronically trimmed [trimmed] trimmable and
9 further wherein said doping produces a fine grain size and an increased grain boundary
10 density.

1 12. (Currently Amended) A resistor having a resistance that can be adjusted by current
2 being passed there through and which is formed as part of a semiconductor device comprising:

3 a polycrystalline silicon resistor formed of on a layer, wherein said polysilicon resistor is
4 formed using a late implant doping technique and wherein said polycrystalline silicon resistor has
5 at least a first and second order temperature coefficient, wherein the sign of said first and second
6 order temperature coefficients are opposite each other; and

7 wherein said resistor resistance is electronically trimmed [trimmed] trimmable and
8 further wherein said doping produces a fine grain size and an increased grain boundary
9 density.

1 13. (Cancelled) A method as in Claim 3 wherein said final annealing step occurs at or
2 below 900 °C .

1 14. (Cancelled) A method of trimming a polysilicon resistor to a target resistance
2 formed using a low concentration doping as in claim 7 wherein the electrical signal that is
3 passed is less than 16V.

1 15. (Cancelled) A method as in claim 3 further comprising the step of forming a field
2 oxide layer prior to the depositing of said polycrystalline layer.
